

New Product Introduction: 64Mb-to-1Gb 1.8-V Quad SPI FS-S NOR Flash Memory Family

FS-S = Cypress's 1.8-V, 65-nm NOR Flash Memory Family With MirrorBit[®] Technology

The Industry's Fastest Quad SPI NOR Flash Memory Family for High-Performance Embedded Systems



High-Performance Systems Need Fast, Low-Pin-Count NOR Flash Memory



The market for 128Mb SPI NOR Flash Memory is projected to grow at a 20% CAGR, from 433M units in 2015 to 738M units in 2018¹

128Mb 1.8-V SPI NOR Flash Memory market segments:

Automotive instrument clusters Wearable electronics Industrial controls Home automation Digital single-lens reflex (DSLR) cameras



Instrument Cluster in Audi TT

OEMs in these market segments design high-performance embedded systems that require fast NOR Flash Memory for both Program execution and data storage functions

Designers of high-performance systems prefer NOR Flash Memory with:

A low-pin-count serial interface to reduce package size and simplify board layout The highest Read Bandwidth for Program Memory to keep the processor running at full speed The fastest Program and Sector Erase speeds to quickly write data Products that are AEC-Q100 qualified

Designers of high-performance systems require fast, low-pin-count Quad SPI NOR Flash Memory

¹ Source: iSuppli; market includes SPI and Quad SPI NOR Flash Memories

Cypress: No. 1 in NOR Flash, SRAM, NVRAM

Comparison to Competitors' Memory Product Portfolios

			Competitors						Performance	
Product Category		Cypress	ISSI	Micron	Toshiba	Winbond	Macronix	Fujitsu	Advantage	Metrics
No. 1 NOR Flash	Parallel NOR Flash	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark		Highest Read Bandwidth Fastest Program/Erase	102 MBps
	Serial NOR Flash	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark		Highest Read Bandwidth Fastest Program/Erase	160 MBps
	HyperFlash ^{™1}	\checkmark	\checkmark						Highest Read Bandwidth	333 MBps
No. 1 SRAM	QDR [®] -IV Synchronous SRAM	\checkmark			\checkmark				Highest RTR (random transaction rate)	2.1 GT/s
	Asynchronous SRAM with ECC ²	\checkmark	\checkmark		\checkmark				Highest reliability	<0.1 FIT ³
	MicroPower SRAM	\checkmark	\checkmark						Lowest standby current	1.5 µA
No. 1 NVRAM	Serial F-RAM ^{™4}	\checkmark						~	Lowest standby current	100 µA
	Parallel nvSRAM ⁵	\checkmark							Fastest NVRAM ⁶	20 ns
	AGIGARAM ^{®7}	\checkmark							Highest-density NVRAM ⁶	16GB

Cypress has the broadest portfolio of high-performance memories for embedded systems

¹ A Cypress NOR Flash Memory product family that offers higher bandwidth than Quad SPI NOR Flash Memory with one-third the number of pins of parallel NOR Flash Memory

² Error-correcting code

³ Failures In Time (billion hours)

⁴ Ferroelectric RAM

⁵ Nonvolatile SRAM

⁶ Nonvolatile memory that provides direct access to read and write

to any memory location in any random order

⁷ A Cypress brand name

This presentation

NVM Problems Designers Face



1. Systems require the highest Read Bandwidth for Program execution

Low Read Bandwidth is a major bottleneck to overall system performance Traditional 128Mb Quad SPI NOR Flash Memory products have typical Read Bandwidths of just 52 MBps

2. High-performance systems require low-pin-count NOR Flash Memory

High-pin-count interfaces require a larger footprint and additional signal layers, increasing PCB cost Traditional 128Mb parallel-interface NOR Flash Memory requires a 56-pin package (280 mm²) and a large PCB area

3. Systems must have the fastest Program and Sector Erase times possible

Slow Program time decreases manufacturing throughput Traditional 128Mb Quad SPI NOR Flash Memory products are limited to a Program time of 0.5 ms per 256 bytes Systems must conduct a Sector Erase prior to programming new data into NOR Flash Memory Traditional 128Mb Quad SPI NOR Flash Memory products may have Sector Erase times as high as 700 ms

4. Automotive applications also require AEC-Q100-qualified products

Traditional 128Mb Quad SPI NOR Flash Memory products are not AEC-Q100 qualified

Cypress's 128Mb Quad SPI NOR Flash Memory solves these problems by providing:

A Quad SPI interface NOR Flash Memory in either an 8-pin (48-mm²) or 24-ball (48-mm²) package to simplify board layout An 80-MHz DDR mode with 80-MBps Read Bandwidth

A 0.36-ms Program time per 256 bytes

A 240-ms Sector Erase time

An AEC-Q100 qualification

Cypress offers the industry's fastest 128Mb Quad SPI NOR Flash Memory for high-performance systems

Cypress Quad SPI NOR Flash Memory: The Industry's Fastest Solution

Cypress's NOR Flash Memory combines the industry's **highest** Quad SPI **Read Bandwidth**...



With the industry's fastest SPI Program time...



To produce the **highestperformance solutions** for high-performance applications.



Blade Server by HP



Cypress's 128Mb (FS128S) Quad SPI NOR Flash Memory





Datasheet: App Notes: <u>S25FS128S</u> Cypress FS-S SPI NOR Flash Memory

- Availability Sampling: Now Production: Now
- ¹ The operation required to change a value "1" to a value "0" in NOR Flash Memory
- ² The operation required prior to a NOR Flash Memory Program, in which all the bits in a Sector are set to value "1"
- ³ The number of times a NOR Flash Memory Sector can be Programmed/Erased before it wears out

⁴ Single-data-rate: A mode of data transfer in which data is transferred once per clock cycle

- ⁵ Quad input/output: An interface that transfers addresses or data on four I/Os simultaneously
- ⁶ Double-data-rate: A mode of data transfer in which data is transferred twice per clock cycle
- ⁷ <u>Very, Very Thin, Small-Outline, No-Lead semiconductor package</u>
- ⁸ Signals used for standard Quad (x4) SPI interface. Refer to the <u>S25FS128S</u> datasheet for signal definitions in the x1 and x2 mode.
- 9 Read data buffer

SPI NOR Flash Memory Portfolio





Here's How to Get Started



- 1. Download our datasheet: <u>S25FS256S</u>
- 2. Download our app notes: Cypress FS-S SPI NOR Flash Memory
- 3. Register to access online technical support
- 4. <u>Contact</u> Cypress for more information





Wearable by Sensoplex

References and Links



Product Website:

www.cypress.com/FS-S-Website

S25FS-S Datasheets:

www.cypress.com/S25FS064S-Datasheet www.cypress.com/S25FS128S-Datasheet www.cypress.com/S25FS256S-Datasheet www.cypress.com/S25FS512S-Datasheet www.cypress.com/S70FS01GS-Datasheet

Application Notes:

www.cypress.com/FS-S-App-Note

Design Models:

www.spansion.com/Products/memory/Serial-Flash/Pages/Spansion-FS.aspx

Drivers and Software:

www.cypress.com/sdc

Product Selector Guide, Cross Reference Guide and Tool:

www.spansion.com/Products/Pages/ProductFinder.aspx www.spansion.com/Brochures/Spansion_Cross_Reference_Guide.pdf www.spansion.com/Products/Pages/CompetitorCrossReference.aspx

Hardware Development Tools:

www.cypress.com/cypress-store



APPENDIX



NOR Flash Memory Terms



Nonvolatile Memory (NVM)

A memory that retains data even when it is not powered

Program

A low-latency, high-bandwidth NVM that enables fast execution of CPU instructions

Flash Memory

An NVM that alters the voltage at which a transistor conducts current by adding or removing electrons to set predefined "1" and "0" states for a memory cell

NOR Flash Memory

A Flash Memory with a memory architecture optimized for fast, low-latency random access (vs. fast consecutive address access)

MirrorBit[®]

Cypress NVM cell technology with two localized electron storage locations to provide two data bits per cell, effectively doubling the NOR Flash Memory density

Read Bandwidth

The measurement of how fast data can be read from a memory, expressed in bytes per second

Serial Peripheral Interface (SPI)

An industry-standard, low-pin-count interface used in embedded systems that enables synchronous data exchange (1 bit per cycle) between a master and slave device(s)

Quad SPI

An industry-standard, high-bandwidth, low-pin-count interface that simultaneously uses a four-wire SPI interface to enable faster data transactions

Additional NOR Flash Memory Terms



Single-Data-Rate (SDR)

A mode of data transfer in which data is transferred once per clock cycle

Double-Data-Rate (DDR)

A mode of data transfer in which data is transferred twice per clock cycle

Program/Erase

The operation required to change a NOR Flash Memory cell state from "1" to "0" or from "0" to "1", respectively

Sector

A physical block of memory locations with consecutive addresses (e.g., a 4KB sector in a 256Mb memory)

Sector Erase

The operation in which all the bytes in a Sector of NOR Flash Memory are Erased simultaneously prior to Programming

Chip Erase

The operation in which all memory cells in the NOR Flash Memory are Erased prior to Programming

Cypress's 64Mb (FS064S) Quad SPI NOR Flash





Collateral

S25FS064S Datasheet: Cypress FS-S SPI NOR Flash Memory App Notes:

- ¹ The operation required to change a value "1" to a value "0" in NOR Flash
- ² The operation required prior to a NOR Flash Program, in which all the bits in a block (64KB) are set to value "1"
- ³ The number of times a NOR Flash memory cell can be Programmed or Erased before it wears out
- ⁴ Single data rate: A mode of data transfer in which the commands, addresses or data inputs are transferred on the rising edges of the clock signal

Availability

Sampling: Now

Production: Now

- ⁵ Quad input/output: An interface that uses four bits simultaneously to transfer address and data
- ⁶ Double data rate: A mode of data transfer in which commands, addresses or data inputs are transferred on both the rising and falling edges of the clock signal
- ⁷ A power saving mode in which all sense amps and peripheral circuits are turned off ⁸ Signals used for standard Quad (x4) SPI interface; refer to the S25FS064S datasheet for signal definitions in the x1 and x2 mode 9 Read data buffer
- 64Mb to 1Gb Quad SPI FS-S NOR Flash Family New Product Introduction

Cypress's 256Mb (FS256S) Quad SPI NOR Flash Memory





Collateral

Datasheet:S25FS256SApp Notes:Cypress FS-S SPI NOR Flash Memory

¹ The operation required to change a value "1" to a value "0" in NOR Flash Memory

² The operation required prior to a NOR Flash Memory Program, in which all the bits in a Sector are set to value "1"

³ The number of times a NOR Flash Memory Sector can be Programmed/Erased before it wears out

⁴ Single-data-rate: A mode of data transfer in which data is transferred once per clock cycle

Availability Sampling: Now Production: Now

⁵ Quad input/output: An interface that transfers addresses or data on four I/Os simultaneously ⁶ Double-data-rate: A mode of data transfer in which data is transferred twice per clock cycle

⁷ Very, Very Thin, Small-Outline, No-Lead semiconductor package

⁸ Signals used for standard Quad (x4) SPI interface; refer to the <u>S25FS256S</u> datasheet for signal definitions in the x1 and x2 mode

9 Read data buffer

Cypress's 512Mb (FS512S) Quad SPI NOR Flash Memory





S25FS512S Datasheet: App Notes:

Cypress FS-S SPI NOR Flash Memory

- ¹ The operation required to change a value "1" to a value "0" in NOR Flash Memory
- ² The operation required prior to a NOR Flash Memory Program, in which all the bits in a Sector are set to value "1"
- ³ The number of times a NOR Flash Memory Sector can be Programmed/Erased before it wears out

⁴ Single-data-rate: A mode of data transfer in which data is transferred once per clock cycle

- Availability Sampling: Now Production: Now
- ⁵ Quad input/output: An interface that transfers addresses or data on four I/Os simultaneously
- ⁶ Double-data-rate: A mode of data transfer in which data is transferred twice per clock cycle ⁷ Very, Very Thin, Small-Outline, No-Lead semiconductor package
- ⁸ Signals used for standard Quad (x4) SPI interface. Refer to the S25FS512S datasheet for signal definitions in the x1 and x2 mode.
- ⁹ Read data buffer

Cypress's 1Gb (FS01GS) Quad SPI NOR Flash Memory





- ² The operation required prior to a NOR Flash Memory Program, in which all the bits in a Sector are set to value "1"
- ³ The number of times a NOR Flash Memory Sector can be Programmed/Erased before it wears out

⁴ Single-data-rate: A mode of data transfer in which data is transferred once per clock cycle

- ⁵ Quad input/output: An interface that transfers addresses or data on four I/Os simultaneously
- ⁶ Double-data-rate: A mode of data transfer in which data is transferred twice per clock cycle
- ⁷ Signals used for standard Quad (x4) SPI interface

⁸ Read data buffer

Serial NOR Flash Memory Product Selector Guide



S25/70FS-S Part Numbering Decoder

