Teledyne e2v Programmierbare Logikbausteine, PLDs
| Teile-Nr. | Preis | Bestand | Hersteller | Kategorie | Family Name | Program Memory Type | Maximum Number of User I/Os | Process Technology | Number of Logic Blocks/Elements | Device System Gates | Number of Macro Cells | Number of Product Terms per Macro | RAM Bits - (Kbit) | Number of User I/Os | Number of Flip Flops | Maximum Operating Supply Voltage - (V) | Maximum Operating Current - (mA) | Maximum Internal Frequency - (MHz) | Minimum Operating Supply Voltage - (V) | Programmability | Speed Grade | Maximum Propagation Delay Time - (ns) | In-System Programmability | Maximum Operating Frequency - (MHz) | Rad Hard | Pin Count | Supplier Package | Standard Package Name | CECC Qualified | ESD Protection | Military | AEC Qualified | Auto motive | P PAP | ECCN Code | SVHC | SVHC Exceeds Threshold |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 5962-9759702QXA(CYPRESS) CPLD FLASH370iFamily 1.6KGates 64Macro Cells 5V 44-Pin LCC |
|
Teledyne e2v | CPLD | No | 44 | LCC | LCC | No | Yes | No | No | No | 3A001a.2.c. | No | |||||||||||||||||||||||
| 5962-9055501LA(CYPRESS) SPLD 10 Macro Cells 20MHz 5V 24-Pin CDIP |
|
Teledyne e2v | SPLD | No | 24 | CDIP | DIP | No | Yes | No | No | No | 3A001.a.2.c | No | |||||||||||||||||||||||
| 5962-8946802XC CPLD MAX® Family 2.5K Gates 128 Macro Cells 0.65um Technology 5V 68-Pin PGA |
|
Teledyne e2v | CPLD | No | 68 | PGA | No | Yes | No | No | No | 3A001a.2.c. | No | ||||||||||||||||||||||||
| 5962-8753901LA(E2VCYPRESS) SPLD PALFamily 10Macro Cells 50MHz 5V 24-Pin CDIP |
|
Teledyne e2v | SPLD | PAL | 10 | 10 | 16 | 50 | Yes | 25 | 25 | No | No | 24 | CDIP | DIP | No | Yes | No | No | No | 3A001a.2.c. | Yes | No | |||||||||||||
| 5962-8946801XC(E2VCYPRESS) CPLD 2.5KGates 128Macro Cells 33.3MHz 5V 68-Pin PGA |
|
Teledyne e2v | CPLD | No | 68 | PGA | No | Yes | No | No | No | 3A001a.2.c. | No | ||||||||||||||||||||||||
| 5962-8867001LA(E2VCYPRESS) SPLD PALFamily 800Gates 10Macro Cells 41.6MHz 5V 24-Pin CDIP |
|
Teledyne e2v | SPLD | AT22V10 | 10 | 10 | 16 | 41.6 | Yes | 25 | 25 | No | No | 24 | CDIP | DIP | No | Unknown | Yes | No | No | No | 3A001a.2.c. | No | |||||||||||||
| 5962-8983913RA(CYPRESS) SPLD PAL Family 8 Macro Cells 62.5MHz 5V 20-Pin CDIP |
|
Teledyne e2v | SPLD | No | 20 | CDIP | DIP | No | Yes | No | No | No | 3A001.a.2.c | No | |||||||||||||||||||||||
| 5962-8946801XC CPLD 2.5K Gates 128 Macro Cells 33.3MHz 5V 68-Pin PGA |
|
Teledyne e2v | CPLD | No | 68 | PGA | No | Yes | No | No | No | 3A001a.2.c. | No | ||||||||||||||||||||||||
| 5962-9759801QXC(CYPRESS) CPLD FLASH370Family 3.2KGates 128Macro Cells 5V 84-Pin PGA |
|
Teledyne e2v | CPLD | No | 84 | PGA | PGA | No | Yes | No | No | No | 3A001.a.2.c | No | |||||||||||||||||||||||
| 5962-8983904RA(LATTICE) SPLD PAL Family 8 Macro Cells 83MHz 5V 20-Pin CDIP |
|
Teledyne e2v | SPLD | No | 20 | CDIP | DIP | No | Yes | No | No | No | 3A001.a.2.c | No | |||||||||||||||||||||||
CY7C344B-20WMB
CPLD MAX® Family 600 Gates 32 Macro Cells 0.8um Technology 5V 28-Pin Windowed CDIP
|
|
Teledyne e2v | CPLD | No | |||||||||||||||||||||||||||||||||
| 5962-8984101LA SPLD PAL Family 10 Macro Cells 25MHz 5V 24-Pin CDIP |
|
Teledyne e2v | SPLD | No | 24 | CDIP | DIP | Yes | No | No | No | 3A001a.2.c. | Yes | No | |||||||||||||||||||||||
| 5962-8984101LA(E2VCYPRESS) SPLD PALFamily 10Macro Cells 25MHz 5V 24-Pin CDIP |
|
Teledyne e2v | SPLD | No | 24 | CDIP | DIP | No | Yes | No | No | No | 3A001.a.2.c | Yes | No |